An efficient design of security accelerator for IEEE 802.15.4 wireless sensor networks

Authors:
Ohyoung Song;Jiho Kim
Affiliations:
School of Electrical and Electronic Engineering, Chung-Ang University, Seoul, Korea;School of Electrical and Electronic Engineering, Chung-Ang University, Seoul, Korea
Venue:
CCNC'10 Proceedings of the 7th IEEE conference on Consumer communications and networking conference
Year:
2010

Citing 8
Cited 0

An FPGA implementation and performance evaluation of the Serpent block cipher

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
An Optimized S-Box Circuit Architecture for Low Power AES Design

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
2Gbit/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis

CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
MAC security and security overhead analysis in the IEEE 802.15.4 wireless sensor networks

EURASIP Journal on Wireless Communications and Networking
An FPGA implementation of CCM mode using AES

ICISC'05 Proceedings of the 8th international conference on Information Security and Cryptology
An efficient design of CCMP for robust security network

ICISC'05 Proceedings of the 8th international conference on Information Security and Cryptology

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we provide a low cost AES core for ZigBee devices which accelerates the computation of AES algorithms. Also, by embedding the AES core, we present an efficient architecture of security accelerator satisfying the IEEE 802.15.4 specifications. In our experiments, we observed that the AES core and the security accelerator use fewer logic gates and consume lower power than other architectures based on blockwide and folded ones.