Performance and power modeling in a multi-programmed multi-core environment

Authors:
Xi Chen;Chi Xu;Robert P. Dick;Zhuoqing Morley Mao
Affiliations:
University of Michigan, Ann Arbor, MI;University of Minnesota, Minneapolis, MN;University of Michigan, Ann Arbor, MI;University of Michigan, Ann Arbor, MI
Venue:
Proceedings of the 47th Design Automation Conference
Year:
2010

Citing 8
Cited 2

Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Power prediction for intel XScale® processors using performance monitoring unit events

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Real time power estimation and thread scheduling via performance counters

ACM SIGARCH Computer Architecture News
Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A multi-agent framework for thermal aware task migration in many-core systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Performance evaluation and prediction of open source speech engine on multicore processors

Proceedings of the Fifth International Conference on Management of Emergent Digital EcoSystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a fast, automated technique for accurate on-line estimation of the performance and power consumption of interacting processes in a multi-programmed, multi-core environment. The proposed technique does not require modifying hardware or applications. The performance model uses reuse distance histograms, cache access frequencies, and the relationship between the throughput and cache miss rate of each process to predict throughput. The system-level power model is derived using multi-variable linear regression, accounting for cache contention. Both models are validated on multiple real multi-core systems using SPEC CPU2000 benchmarks; their performance and power estimates are within 3.5% of measured values on average. We explain how to integrate the two models for power estimation during process assignment, helpful for power-aware assignment.