Rewiring using IRredundancy removal and addition

Authors:
Chun-Chi Lin;Chun-Yao Wang
Affiliations:
National Tsing Hua University, Hsinchu, Taiwan, R.O.C.;National Tsing Hua University, Hsinchu, Taiwan, R.O.C.
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 8
Cited 4

A topological search algorithm for ATPG

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Fast Boolean optimization by rewiring

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits

Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design
An Improved Approach for AlternativeWires Identi.cation

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Perturb and simplify: multilevel Boolean network optimizer

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Postlayout logic restructuring using alternative wires

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A new reasoning scheme for efficient redundancy addition and removal

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Combinational and sequential logic optimization by redundancy addition and removal

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

ECR: a low complexity generalized error cancellation rewiring scheme

Proceedings of the 47th Design Automation Conference
On rewiring and simplification for canonicity in threshold logic circuits

Proceedings of the International Conference on Computer-Aided Design
ECR: A Powerful and Low-Complexity Error Cancellation Rewiring Scheme

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Almost every wire is removable: a modeling and solution for removing any circuit wire

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.01

Visualization

Abstract

Redundancy Addition and Removal (RAR) is a restructuring technique used in the synthesis and optimization of logic designs. It can remove an existing target wire and add an alternative wire in the circuit such that the functionality of the circuit is intact. However, not every irredundant target wire can be successfully removed due to some limitations. Thus, this paper proposes a new restructuring technique, IRredundancy Removal and Addition (IRRA), which successfully removes any desired target wire by constructing a rectification network which exactly corrects the error caused by removing the target wire.