The C compiler generating a source file in VHDL for a dynamic dataflow machine

Authors:
Jorge Luiz E. Silva;Kelton A. P. Da Costa;Valentin Obac Roda
Affiliations:
University of Sao Paulo, Department of Computer Systems, Brazil;University of Sao Paulo, School of Engineering of Sao Carlos, Brazil;University of Sao Paulo, School of Engineering of Sao Carlos, Brazil
Venue:
MMACTEE'09 Proceedings of the 11th WSEAS international conference on Mathematical methods and computational techniques in electrical engineering
Year:
2009

Citing 6
Cited 0

Dataflow machine architecture

ACM Computing Surveys (CSUR)
Splash 2

SPAA '92 Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures
A preliminary architecture for a basic data-flow processor

ISCA '75 Proceedings of the 2nd annual symposium on Computer architecture
WaveScalar

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
A Dataflow Control Unit for C-to-Configurable Pipelines Compilation Flow

FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Hardware-software co-synthesis of hard real-time systems with reconfigurable FPGAs

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

In order to convert High Level Language (HLL) into hardware, a Control Dataflow Graph (CDFG), the ChipCflow project was purposed as a system to convert HLL into a dynamic dataflow graph to be executed in dynamic reconfigurable hardware, exploring the dynamic reconfiguration. In this paper, a C compiler to convert C into a dataflow graph is described. Some results are presented in order to show a proof-of-concept for the project.