Parallel Processing with the Perfect Shuffle
IEEE Transactions on Computers
Data Manipulating Functions in Parallel Processors and Their Implementations
IEEE Transactions on Computers
The Organization and Use of Parallel Memories
IEEE Transactions on Computers
RADCAP: an operational parallel processing facility
AFIPS '74 Proceedings of the May 6-10, 1974, national computer conference and exposition
STARAN parallel processor system software
AFIPS '74 Proceedings of the May 6-10, 1974, national computer conference and exposition
STARAN parallel processor system hardware
AFIPS '74 Proceedings of the May 6-10, 1974, national computer conference and exposition
A state-of-the-art SIMD two-dimensional FFT array processor
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
The impact of grain size on the efficiency of embedded SIMD image processing architectures
Journal of Parallel and Distributed Computing
Paper: Nearest neighbor classification on two types of SIMD machines
Parallel Computing
IEEE Transactions on Computers - Special issue on parallel processors and processing
Journal of Parallel and Distributed Computing
| Hi-index | 0.00 |
STARAN® has a number of array modules, each with a multidimensional access (MDA) memory. The implementation of this memory with random-access memory (RAM) chips is described. Because data can be accessed in either the word direction or the bit-slice direction, associative processing is possible without the need for costly, custom-made logic-in-memory chips.