Digital logic circuit analysis and design
Digital logic circuit analysis and design
Protecting digital media content
Communications of the ACM
A dual watermarking technique for images
MULTIMEDIA '99 Proceedings of the seventh ACM international conference on Multimedia (Part 2)
Information Hiding Techniques for Steganography and Digital Watermarking
Information Hiding Techniques for Steganography and Digital Watermarking
VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Robust spatial image watermarking using progressive detection
ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 2001. on IEEE International Conference - Volume 03
Hardware implementation perspectives of digital video watermarking algorithms
IEEE Transactions on Signal Processing
Secure spread spectrum watermarking for multimedia
IEEE Transactions on Image Processing
Real-time perceptual watermarking architectures for video broadcasting
Journal of Systems and Software
An ASIC implementation of a low power robust invisible watermarking processor
Journal of Systems Architecture: the EUROMICRO Journal
Hi-index | 0.00 |
Watermarking is the process that embeds data called a watermark, a tag, or a label into a multimedia object, such as images, video, or text, for their copyright protection. According to human perception, the digital watermarks can either be visible or invisible. A visible watermark is a secondary translucent image overlaid into the primary image and appears visible to a viewer on a careful inspection. The invisible watermark is embedded in such a way that the modifications made to the pixel value is perceptually not noticed, and it can be recovered only with an appropriate decoding mechanism. This paper presents a new very large scale integration (VLSI) architecture for implementing two visible digital image watermarking schemes. The proposed architecture is designed to aim at easy integration into any existing digital camera framework. To the authors' knowledge, this is the first VLSI architecture for implementing visible watermarking schemes. A prototype chip consisting of 28 469 gates is implemented using 0.35- m technology, which consumes 6.9-mW power while operating at 292 MHz.