Combining retiming and sequential redundancy addition and removal for sequential logic optimization

  • Authors:
  • Enrique San Millán;Luis Entrena;Luis Mengibar;Michael García

  • Affiliations:
  • Electronics Technology Department, University Carlos III of Madrid, Leganés, Spain;Electronics Technology Department, University Carlos III of Madrid, Leganés, Spain;Electronics Technology Department, University Carlos III of Madrid, Leganés, Spain;Electronics Technology Department, University Carlos III of Madrid, Leganés, Spain

  • Venue:
  • ICC'06 Proceedings of the 10th WSEAS international conference on Circuits
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper a new logic optimization method for sequential synchronous circuits is introduced. For this purpose the current main approaches, "Retiming and Resynthesis" and "Redundancy Addition and Removal" are considered. These techniques have some advantages and limitations that have been theoretically proven by several authors. The goal of the new optimization method is to combine these two techniques to get the best of each one. In particular the paper is focused on area optimization. The algorithm proposed in this paper is efficient and delivers interesting optimization results.