Design and analysis of a second order phase locked loops (PLLs)

Authors:
Diary R. Sulaiman
Affiliations:
Engineering College, Electrical Engineering Department, Salahaddin University-Hawler, Iraq
Venue:
TELE-INFO'06 Proceedings of the 5th WSEAS international conference on Telecommunications and informatics
Year:
2006

Citing 2
Cited 3

Phase Detectors/Phase Frequency Detectors for High Performance PLLs

Analog Integrated Circuits and Signal Processing
A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process

Proceedings of the 2004 Asia and South Pacific Design Automation Conference

Extended Kalman filtering and phase detector modeling for a digital phase-locked loop

WSEAS TRANSACTIONS on COMMUNICATIONS
A ring oscillator of remarkable power supply independent characteristic

WSEAS Transactions on Circuits and Systems
A ring oscillator with high temperature independency

WSEAS Transactions on Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work concerns with the design and analysis of phase locked loops (PLLs). In the last decade a lot of works have been done about the analysis of PLLs. The phase locked loops are analyzed briefly, second order, third order, and fourth order. In practically the design of 1.3 GHz, 1.9V second order PLL is considered. SPICE simulation program results confirm the theory.