Efficient delay and crosstalk modeling of RLC interconnects using delay algebraic equations

Authors:
Sourajeet Roy;Anestis Dounavis
Affiliations:
Department of Electrical and Computer Engineering, University of Western Ontario, London, ON, Canada;Department of Electrical and Computer Engineering, University of Western Ontario, London, ON, Canada
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2011

Citing 9
Cited 0

Analysis of Multiconductor Transmission Lines

Analysis of Multiconductor Transmission Lines
Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects

Proceedings of the 41st annual Design Automation Conference
Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design methodology for global resonant H-tree clock distribution networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An analytical delay model for RLC interconnects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Analysis of on-chip inductance effects for distributed RLC interconnects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An RLC interconnect model based on fourier analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled Interconnect Lines

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a delay and crosstalk noise model for coupled resistance-inductance-capacitance (RLC) on-chip interconnects. The proposed algorithm, based on a modified Lie formula, is used to convert the solution of the transmission line network into delay algebraic equations to obtain the time domain response. The proposed algorithm is not limited to fixed number of coupled RLC lines or to specific topologies and can be used to model both identical and nonidentical multiconductor lines and loads. For the example presented in this paper, the 50% delay and crosstalk using the proposed method agrees with SPICE results to within 0.75% average error.