Evaluation of data-parallel H.264 decoding approaches for strongly resource-restricted architectures

Authors:
Florian H. Seitner;Michael Bleyer;Margrit Gelautz;Ralf M. Beuschel
Affiliations:
Institute for Software Technology and Interactive Systems, Vienna University of Technology, Vienna, Austria 1040;Institute for Software Technology and Interactive Systems, Vienna University of Technology, Vienna, Austria 1040;Institute for Software Technology and Interactive Systems, Vienna University of Technology, Vienna, Austria 1040;Institute for Software Technology and Interactive Systems, Vienna University of Technology, Vienna, Austria 1040
Venue:
Multimedia Tools and Applications
Year:
2011

Citing 18
Cited 2

Calculating the maximum, execution time of real-time programs

Real-Time Systems
Shade: a fast instruction-set simulator for execution profiling

SIGMETRICS '94 Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Optimally profiling and tracing programs

ACM Transactions on Programming Languages and Systems (TOPLAS)
Embra: fast and flexible machine simulation

Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Static timing analysis of embedded software

DAC '97 Proceedings of the 34th annual Design Automation Conference
Real-Time MPEG-2 Video Codec System Using Multiple Digital Signal Processors

Multimedia Tools and Applications
Video Coding for Mobile Handheld Conferencing

Multimedia Tools and Applications
Multiprocessor SoC Platforms: A Component-Based Design Approach

IEEE Design & Test
PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning

CODES '96 Proceedings of the 4th International Workshop on Hardware/Software Co-Design
Gprof: A call graph execution profiler

SIGPLAN '82 Proceedings of the 1982 SIGPLAN symposium on Compiler construction
High-level algorithmic complexity evaluation for system design

Journal of Systems Architecture: the EUROMICRO Journal
Optimizing mobile multimedia using SIMD techniques

Multimedia Tools and Applications
Hierarchical Parallelization of an H.264/AVC Video Encoder

PARELEC '06 Proceedings of the international symposium on Parallel Computing in Electrical Engineering
A context-aware Tour Guide: User implications

Mobile Information Systems
A Highly Efficient Parallel Algorithm for H.264 Encoder Based on Macro-Block Region Partition

HPCC '07 Proceedings of the 3rd international conference on High Performance Computing and Communications
Parallel Scalability of Video Decoders

Journal of Signal Processing Systems
High-abstraction level complexity analysis and memory architecture simulations of multimedia algorithms

IEEE Transactions on Circuits and Systems for Video Technology
An evaluation of parallelization concepts for baseline-profile compliant H.264/AVC decoders

Euro-Par'07 Proceedings of the 13th international Euro-Par conference on Parallel Processing

Data-parallel intra decoding for block-based image and video coding on massively parallel architectures

Image Communication
Parallel deblocking filtering in H.264/AVC using multiple CPUs and GPUs

Proceedings of the 20th ACM international conference on Multimedia

Quantified Score

Hi-index	0.00

Visualization

Abstract

Decoding of an H.264 video stream is a computationally demanding multimedia application which poses serious challenges on current processor architectures. For processors with strongly limited computational resources, a natural way to tackle this problem is the use of multi-core systems. The contribution of this paper lies in a systematic overview and performance evaluation of parallel video decoding approaches. We focus on decoder splittings for strongly resource-restricted environments inherent to mobile devices. For the evaluation, we introduce a high-level methodology which can estimate the runtime behaviour of multi-core decoding architectures. We use this methodology to investigate six methods for accomplishing data-parallel splitting of an H.264 decoder. These methods are compared against each other in terms of runtime complexity, core usage, inter-communication and bus transfers. We present benchmark results using different numbers of processor cores. Our results shall aid in finding the splitting strategy that is best-suited for the targeted hardware-architecture.