FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation

Authors:
Abbas BanaiyanMofrad;Houman Homayoun;Nikil Dutt
Affiliations:
University of California, Irvine, Irvine, CA, USA;University of California, San Diego, San Diego, CA, USA;University of California, Irvine, Irvine, CA, USA
Venue:
CASES '11 Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems
Year:
2011

Citing 23
Cited 3

SimpleScalar: An Infrastructure for Computer System Modeling

Computer
PADded Cache: A New Fault-Tolerance Technique for Cache Memories

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
A process-tolerant cache architecture for improved yield in nanoscale technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A highly configurable cache for low energy embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Yield-Aware Cache Architectures

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
Yield-driven near-threshold SRAM design

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Trading off Cache Capacity for Reliability to Enable Low Voltage Operation

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Tolerating process variations in large, set-associative caches: The buddy cache

ACM Transactions on Architecture and Code Optimization (TACO)
Memory mapped ECC: low-cost error protection for last level caches

Proceedings of the 36th annual international symposium on Computer architecture
Enabling ultra low voltage system operation by tolerating on-chip cache failures

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache)

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Flexible cache error protection using an ECC FIFO

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
Improving cache lifetime reliability at ultra-low voltages

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
ZerehCache: armoring cache architectures in high defect density technologies

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
The salvage cache: a fault-tolerant cache architecture for next-generation memory technologies

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Reducing cache power with low-cost, multi-bit error-correcting codes

Proceedings of the 37th annual international symposium on Computer architecture
E

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

A novel NoC-based design for fault-tolerance of last-level caches in CMPs

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Embedded RAIDs-on-chip for bus-based chip-multiprocessors

ACM Transactions on Embedded Computing Systems (TECS)
NoC-based fault-tolerant cache design in chip multiprocessors

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers

Quantified Score

Hi-index	0.01

Visualization

Abstract

Caches are known to consume a large part of total microprocessor power. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation-induced failures in cache SRAM arrays, which compromise cache reliability. In this paper, we propose Flexible Fault-Tolerant Cache (FFT-Cache) that uses a flexible defect map to configure its architecture to achieve significant reduction in energy consumption through aggressive voltage scaling, while maintaining high error reliability. FFT-Cache uses a portion of faulty cache blocks as redundancy -- using block-level or line-level replication within or between sets to tolerate other faulty caches lines and blocks. Our configuration algorithm categorizes the cache lines based on degree of conflict of their blocks to reduce the granularity of redundancy replacement. FFT-Cache thereby sacrifices a minimal number of cache lines to avoid impacting performance while tolerating the maximum amount of defects. Our experimental results on SPEC2K benchmarks demonstrate that the operational voltage can be reduced down to 375mV, which achieves up to 80% reduction in dynamic power and up to 48% reduction in leakage power with small performance impact and area overhead.