Designing on-chip network based on optimal latency criteria

Authors:
Vu-Duc Ngo;Huy-Nam Nguyen;Hae-Wook Choi
Affiliations:
System VLSI Lab Laboratory, SITI Research Center, School of Engineering, Information and Communications University (ICU), Yusong, Taejon, Korea;System VLSI Lab Laboratory, SITI Research Center, School of Engineering, Information and Communications University (ICU), Yusong, Taejon, Korea;System VLSI Lab Laboratory, SITI Research Center, School of Engineering, Information and Communications University (ICU), Yusong, Taejon, Korea
Venue:
ICESS'05 Proceedings of the Second international conference on Embedded Software and Systems
Year:
2005

Citing 10
Cited 2

Fat-trees: universal networks for hardware-efficient supercomputing

IEEE Transactions on Computers
Introduction to Algorithms

Introduction to Algorithms
Networks on Chips: A New SoC Paradigm

Computer
Limits on Interconnection Network Performance

IEEE Transactions on Parallel and Distributed Systems
xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs

ICCD '03 Proceedings of the 21st International Conference on Computer Design
Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Bandwidth-Constrained Mapping of Cores onto NoC Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Packetization and routing analysis of on-chip multiprocessor networks

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

An QoS aware mapping of cores onto NoC architectures

ISPA'07 Proceedings of the 5th international conference on Parallel and Distributed Processing and Applications
Latency optimization for NoC design of H.264 decoder based on self-similar traffic modeling

ISPA'07 Proceedings of the 5th international conference on Parallel and Distributed Processing and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new chip design paradigm, so called Network on Chip, has been introduced based on the demand of integration of many heterogeneous semiconductor intellectual property (IP) blocks. The Network on Chip design not only requires the good performance but also the minimization of several physical constraints such as the network latency, the used area as well as the power consumption of design. This paper analyzes the average latency of heterogeneous Network on Chip architectures in which the shortest path routing algorithm is applied. This average latency includes the queuing latency and the wire latency, and is calculated for general cases of allocating IPs onto the fixed generic switching architectures such as 2-D Mesh and Fat-Tree. With different allocation schemes of IPs, the network has different average latencies. Hence, this article presents an optimal search that adopts the Branch and Bound algorithm to find out the optimal mapping scheme to achieve the minimal network latency. This algorithm automatically map the desired IPs onto the target Network on Chip architecture with the criteria of lowest network latency. Some experiments of On Chip Multiprocessor Network application are simulated. The results show that the network latency is significantly saved with the optimized allocation scheme for the several cases of generic architectures of On Chip Multiprocessor Network application.