A hierarchical approach for incremental floorplan based on genetic algorithms

Authors:
Yongpan Liu;Huazhong Yang;Rong Luo;Hui Wang
Affiliations:
Department of Electronics Engineering, Tsinghua University, Beijing, P.R.China;Department of Electronics Engineering, Tsinghua University, Beijing, P.R.China;Department of Electronics Engineering, Tsinghua University, Beijing, P.R.China;Department of Electronics Engineering, Tsinghua University, Beijing, P.R.China
Venue:
ICNC'05 Proceedings of the First international conference on Advances in Natural Computation - Volume Part III
Year:
2005

Citing 6
Cited 0

Multilevel circuit partitioning

DAC '97 Proceedings of the 34th annual Design Automation Conference
Can recursive bisection alone produce routable placements?

Proceedings of the 37th Annual Design Automation Conference
Fast floorplanning for effective prediction and construction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Incremental CAD

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
An Incremental Floorplanner

GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
An orthogonal simulated annealing algorithm for large floorplanning problems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

With more and more interactions between high-level and physical-level design, incremental floorplan is becoming a must to deal with such complexity. In this paper, we propose a hierarchical approach for incremental floorplan based on genetic algorithms. It combines the power of genetic optimization and partition algorithms to provide smooth controllable quality/runtime tradeoffs. Experiments show that our hierarchy approach can provide magnitudes of speedup compared to traditional flatten floorplan using genetic algorithms without much area overhead. Furthermore, incremental change is also supported in such a hierarchical floorplanner, which makes it very promising to be used in the high-level analysis and synthesis environment.