Choice of inner switching mechanisms in terabit router

Authors:
Huaxi Gu;Zhiliang Qiu;Zengji Liu;Guochang Kang;Kun Wang;Feng Hong
Affiliations:
State key lab of ISN, Xidian University, Xi'an, China;State key lab of ISN, Xidian University, Xi'an, China;State key lab of ISN, Xidian University, Xi'an, China;State key lab of ISN, Xidian University, Xi'an, China;School of Computer Science, Xidian University, Xi'an, China;HUAWEI TECHNOLOGIES CO.LTD., Shenzhen, China
Venue:
ICN'05 Proceedings of the 4th international conference on Networking - Volume Part I
Year:
2005

Citing 6
Cited 5

A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks

IEEE Transactions on Parallel and Distributed Systems
Performance of the CRAY T3E multiprocessor

SC '97 Proceedings of the 1997 ACM/IEEE conference on Supercomputing
Interconnection Networks: An Engineering Approach

Interconnection Networks: An Engineering Approach
A Survey of Wormhole Routing Techniques in Direct Networks

Computer
Tiny Tera: A Packet Switch Core

IEEE Micro
The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel Computers

PCRCW '94 Proceedings of the First International Workshop on Parallel Computer Routing and Communication

Optimal fault-tolerant embedding of paths in twisted cubes

Journal of Parallel and Distributed Computing
Enhanced fault tolerant routing algorithms using a concept of "balanced ring"

Journal of Systems Architecture: the EUROMICRO Journal
rHALB: a new load-balanced routing algorithm for k-ary n-cube networks

APPT'07 Proceedings of the 7th international conference on Advanced parallel processing technologies
Performance study of multilayered multistage interconnection networks under hotspot traffic conditions

Journal of Computer Systems, Networks, and Communications
Building a terabit router with XD networks

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

More and more attention is focused on direct interconnection networks when designing the switching fabrics in the terabit routers. Various switching mechanisms are proposed for multi-computer systems, which also rely on direct interconnection networks between processors to support the messages passing mechanism. But it remains unknown which one is more suitable for fabrics in the terabit routers. Based on the requirements of terabit class routers we made analysis and simulations on various switching mechanisms, such as store and forward, wormhole switching, virtual cut through switching and pipelined circuit switching. The results show that virtual cut through exhibits superior performance characteristics over other switching mechanisms under various conditions. Simulations of the performances of virtual cut through shows that larger buffer, longer flit and more virtual channels help to sustain higher throughput at the cost of increasing latency.