Handbook of theoretical computer science (vol. B)
ARM Architecture Reference Manual
ARM Architecture Reference Manual
ARM System-on-Chip Architecture
ARM System-on-Chip Architecture
Fundamentals of Algebraic Specification I
Fundamentals of Algebraic Specification I
Theory of Computation over Stream Algebras, and its Applications
MFCS '92 Proceedings of the 17th International Symposium on Mathematical Foundations of Computer Science
Correctness of Pipelined Machines
FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
Algebraic Models and the Correctness of Microprocessors
CHARME '93 Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
A Framework for Microprocessor Correctness Statements
CHARME '01 Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Automatic verification of Pipelined Microprocessor Control
CAV '94 Proceedings of the 6th International Conference on Computer Aided Verification
A mathematical theory of synchronous concurrent algorithms
A mathematical theory of synchronous concurrent algorithms
Modelling and verification of superscalar Micro-architectures functional approach
ICCOMP'08 Proceedings of the 12th WSEAS international conference on Computers
Algebraic models of simultaneous multithreaded and multi-core processors
CALCO'07 Proceedings of the 2nd international conference on Algebra and coalgebra in computer science
| Hi-index | 0.00 |
The hol-4 proof system has been used to implement an algebraic framework for verifying the correctness of hardware with input and output. Implementations and specifications are modelled as iterated maps, with input and output modelled using streams. The correctness model supports three types of abstraction: temporal abstraction (with immersions), data abstraction, and stream abstraction. This work has been used to formally verify the ARM6 microprocessor. This paper discusses this processor's input and output behaviour and shows how this has been modelled and verified in hol. The verification is believed to be the first complete formal verification of a commercial off-the-shelf (COTS) processor. The definition of correctness given here is new – it is suited to verifying ARM's block data transfer instructions, these load and store sets of registers.