Arithmetic data value speculation

Authors:
Daniel R. Kelly;Braden J. Phillips
Affiliations:
Centre for High Performance Integrated Technologies and Systems (CHiPTec), School of Electrical and Electronic Engineering, The University of Adelaide, Adelaide, SA, Australia;Centre for High Performance Integrated Technologies and Systems (CHiPTec), School of Electrical and Electronic Engineering, The University of Adelaide, Adelaide, SA, Australia
Venue:
ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2005

Citing 7
Cited 4

Limits of instruction-level parallelism

ASPLOS IV Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
Computer arithmetic: algorithms and hardware designs

Computer arithmetic: algorithms and hardware designs
Performance improvement with circuit-level speculation

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders

ASYNC '97 Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems
Computer Architecture: A Quantitative Approach

Computer Architecture: A Quantitative Approach
Speeding Up Processing with Approximation Circuits

Computer
Some New Results on Average Worst Case Carry

IEEE Transactions on Computers

Increasing throughput of a RISC architecture using arithmetic data value speculation

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Function approximation based on estimated arithmetic operators

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Modeling and synthesis of quality-energy optimal approximate adders

Proceedings of the International Conference on Computer-Aided Design
High performance reliable variable latency carry select addition

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Value speculation is currently widely used in processor designs to increase the overall number of instructions executed per cycle (IPC). Current methods use sophisticated prediction techniques to speculate on the outcome of branches and execute code accordingly. Speculation can be extended to the approximation of arithmetic values. As arithmetic operations are slow to complete in pipelined execution an increase in overall IPC is possible through accurate arithmetic data value speculation. This paper will focus on integer adder units for the purposes of demonstrating arithmetic data value speculation.