RELOCATE: register file local access pattern redistribution mechanism for power and thermal management in out-of-order embedded processor

Authors:
Houman Homayoun;Aseem Gupta;Alex Veidenbaum;Avesta Sasan (M.A. Makhzan);Fadi Kurdahi;Nikil Dutt
Affiliations:
Department of Computer Science, University of California, Irvine, CA;Freescale Semiconductor Inc., Austin, TX;Department of Computer Science, University of California, Irvine, CA;Department of Electrical Engineering and Computer Science, University of California, Irvine, CA;Department of Electrical Engineering and Computer Science, University of California, Irvine, CA;Department of Computer Science, University of California, Irvine, CA
Venue:
HiPEAC'10 Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers
Year:
2010

Citing 20
Cited 3

Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Reducing the complexity of the register file in dynamic superscalar processors

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
The MIPS R10000 Superscalar Microprocessor

IEEE Micro
The Alpha 21264 Microprocessor

IEEE Micro
Reducing register ports for higher speed and lower energy

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Temperature-aware microarchitecture

Proceedings of the 30th annual international symposium on Computer architecture
Banked multiported register files for high-frequency superscalar microprocessors

Proceedings of the 30th annual international symposium on Computer architecture
Reducing power density through activity migration

Proceedings of the 2003 international symposium on Low power electronics and design
Dynamic Thermal Management for High-Performance Microprocessors

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Loose Loops Sink Chips

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Distributing the Frontend for Temperature Reduction

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Organization and implementation of the register-renaming mapper for out-of-order IBM POWER4 processors

IBM Journal of Research and Development - Electrochemical technology in microelectronics
Thermal Management of On-Chip Caches Through Power Density Minimization

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Techniques for Multicore Thermal Management: Classification and New Exploration

Proceedings of the 33rd annual international symposium on Computer Architecture
Active bank switching for temperature control of the register file in a microprocessor

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Power model validation through thermal measurements

Proceedings of the 34th annual international symposium on Computer architecture
Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors

Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems
Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency

Proceedings of the 45th annual Design Automation Conference
Compiler-driven register re-assignment for register file power-density and temperature reduction

Proceedings of the 45th annual Design Automation Conference
Temperature control of high-performance multi-core platforms using convex optimization

Proceedings of the conference on Design, automation and test in Europe

Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units

Proceedings of the 7th ACM international conference on Computing frontiers
COOL: control-based optimization of load-balancing for thermal behavior

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Register allocation for embedded systems to simultaneously reduce energy and temperature on registers

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In order to reduce register file's peak temperature in an embedded processor we propose RELOCATE: an architectural solution which redistributes the access pattern to physical registers through a novel register allocation mechanism. RELOCATE regionalizes the register file such that even though accesses within a region are uniformly distributed, the activity levels are spread over the entire register file in a deterministic pattern. It partitions the register file and uses a micro-architectural mechanism to concentrate the accesses to a single or a subset of such partitions through a novel register allocation mechanism. The goal is to keep some partitions unused (idle) and cooling down. The temperature of idle partitions is further reduced by power gating them into destructive sleep mode to reduce their leakage power. The redistribution mechanism changes the active region periodically to modulate the activity within the register file and prevent the active region from heating up excessively. Our approach resulted in an average reduction of 8.3°C in the register file's peak temperature for standard benchmarks.