Nanowire-based programmable architectures
ACM Journal on Emerging Technologies in Computing Systems (JETC)
DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
Logic Mapping in Crossbar-Based Nanoarchitectures
IEEE Design & Test
Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability
Proceedings of the Conference on Design, Automation and Test in Europe
Variation tolerant logic mapping for crossbar array nano architectures
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Variation-aware logic mapping for crossbar nano-architectures
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Efficient Function Mapping in Nanoscale Crossbar Architecture
DFT '11 Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Hi-index | 0.00 |
Programmable nano-architectures fabricated using bottom up self assembly are promising alternatives to CMOS circuits. However, extreme process variation and high defect rate are major challenges in this nanotechnology. In this paper, we present variation and defect aware logic mapping algorithms for these nano-architectures. Simulation results show that the proposed logic transformations and the mapping algorithms based on them can improve manufacturing yield by 65% with only 12.5% area overhead.