An efficient power estimation methodology for complex RISC processor-based platforms

  • Authors:
  • Santhosh Kumar Rethinagiri;Rabie Ben Atitallah;Jean-Luc Dekeyser;Eric Senn;Smail Niar

  • Affiliations:
  • INRIA-Lille Nord Europe/University of valenciennes, Valenciennes, France;University of Valenciennes, Valenciennes, France;University of Lille 1, Lille, France;University of Bretagne South, Lorient, France;University of Valenciennes, Valenciennes, France

  • Venue:
  • Proceedings of the great lakes symposium on VLSI
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this contribution, we propose an efficient power estimation methodology for complex RISC processor-based platforms. In this methodology, the Functional Level Power Analysis (FLPA) is used to set up generic power models for the different parts of the system. Then, a simulation framework based on virtual platform is developed to evaluate accurately the activities used in the related power models. The combination of the two parts above leads to a heterogeneous power estimation that gives a better trade-off between accuracy and speed. The usefulness and effectiveness of our proposed methodology is validated through ARM9 and ARM CortexA8 processor designed respectively around the OMAP5912 and OMAP3530 boards. This efficiency and the accuracy of our proposed methodology is evaluated by using a variety of basic programs to complete media benchmarks. Estimated power values are compared to real board measurements for the both ARM940T and ARM CortexA8 architectures. Our obtained power estimation results provide less than 3% of error for ARM940T processor, 3.5% for ARM CortexA8 processor-based system and 1x faster compared to the state-of-the-art power estimation tools.