Circuit design of a dual-versioning L1 data cache

Authors:
Azam Seyedi;Adrií Armejach;Adrián Cristal;Osman S. Unsal;Ibrahim Hur;Mateo Valero
Affiliations:
Barcelona Supercomputing Center, Spain and Universitat Politècnica de Catalunya, Spain;Barcelona Supercomputing Center, Spain and Universitat Politècnica de Catalunya, Spain;Barcelona Supercomputing Center, Spain and IIIA-Artificial Intelligence Research Institute CSIC, Spanish National Research Council, Spain;Barcelona Supercomputing Center, Spain;Universitat Politècnica de Catalunya, Spain;Universitat Politècnica de Catalunya, Spain
Venue:
Integration, the VLSI Journal
Year:
2012

Citing 10
Cited 0

A Chip-Multiprocessor Architecture with Speculative Multithreading

IEEE Transactions on Computers
Scaling of stack effect and its application for leakage reduction

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Speculative lock elision: enabling highly concurrent multithreaded execution

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Early Register Deallocation Mechanisms Using Checkpointed Register Files

IEEE Transactions on Computers
LogTM-SE: Decoupling Hardware Transactional Memory from Caches

HPCA '07 Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture
An hybrid eDRAM/SRAM macrocell to implement first-level data caches

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Transactional Memory, 2nd Edition

Transactional Memory, 2nd Edition
Circuit design of a dual-versioning L1 data cache for optimistic concurrency

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading

Proceedings of the 38th annual international symposium on Computer architecture
Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory

PACT '11 Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a novel L1 data cache design with dual-versioning SRAM cells (dvSRAM) for chip multi-processors that implement optimistic concurrency proposals. In this cache architecture, each dvSRAM cell has two cells, a main cell and a secondary cell, which keep two versions of the same logical data. These values can be accessed, modified, moved back and forth between the main and secondary cells within the access time of the cache. We design and simulate a 32KB dual-versioning L1 data cache and introduce three well-known use cases that make use of optimistic concurrency execution that can benefit from our proposed design.