A global router optimizing timing and area for high-speed bipolar LSI's

Authors:
Ikuo Harada;Hitoshi Kitazawa
Affiliations:
NTT LSI Laboratories 3-1, Morinosato W akamiya, Atsugi-shi Kanagawa, 243-01, Japan;NTT R&D Headquarters, 1-1-7 Uchisaiwai-chou, Chiyoda-ku, Tokyo, 100, Japan
Venue:
DAC '94 Proceedings of the 31st annual Design Automation Conference
Year:
1994

Performance-driven placement of cell based IC's

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Timing driven placement using complete path delays

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Clock routing for high-performance ICs

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
An efficient timing-driven global routing algorithm

DAC '93 Proceedings of the 30th international Design Automation Conference

Performance driven global routing for standard cell design

Proceedings of the 1997 international symposium on Physical design

Hi-index	0.00