A log buffer-based flash translation layer using fully-associative sector translation
ACM Transactions on Embedded Computing Systems (TECS)
LAST: locality-aware sector translation for NAND flash memory-based storage systems
ACM SIGOPS Operating Systems Review
Characterizing flash memory: anomalies, observations, and applications
Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
KAST: K-Associative Sector Translation for NAND flash memory in real-time systems
Proceedings of the Conference on Design, Automation and Test in Europe
ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer
Journal of Systems Architecture: the EUROMICRO Journal
A Hybrid Approach to NAND-Flash-Based Solid-State Disks
IEEE Transactions on Computers
A hybrid flash translation layer design for SLC-MLC flash memory based multibank solid state disk
Microprocessors & Microsystems
ROSE: A Novel Flash Translation Layer for NAND Flash Memory Based on Hybrid Address Translation
IEEE Transactions on Computers
A space-efficient flash translation layer for CompactFlash systems
IEEE Transactions on Consumer Electronics
Phœnix: reviving MLC blocks as SLC to extend NAND flash devices lifetime
Proceedings of the Conference on Design, Automation and Test in Europe
Wear unleveling: improving NAND flash lifetime by balancing page endurance
FAST'14 Proceedings of the 12th USENIX conference on File and Storage Technologies
| Hi-index | 0.00 |
Hybrid flash architectures combine static partitions in Single Level Cell (SLC) mode with partitions in Multi Level Cell (MLC) mode. Compared to MLC-only solutions, the former exploits fast and short random writes while the latter brings large capacity. On the whole, one achieves an overall tangible performance improvement for a moderate extra cost. Yet, device lifetime is an important aspect often overlooked. In this paper, we show how a dynamic SLC-MLC scheme provides significant lifetime improvement (up to 10 times) at no cost compared to any classic static SLC-MLC partitioning based on any state of the art Flash Translation Layer policy.