Analog VLSI Implementation of Artificial Neural Networks with Supervised On-Chip Learning
Analog Integrated Circuits and Signal Processing
Evolution of Spiking Neural Controllers for Autonomous Vision-Based Robots
ER '01 Proceedings of the International Symposium on Evolutionary Robotics From Intelligent Robotics to Artificial Life
ICAL 2003 Proceedings of the eighth international conference on Artificial life
1-V bulk-driven CMOS analog programmable winner-takes-all circuit
Analog Integrated Circuits and Signal Processing
International Journal of Reconfigurable Computing - Selected papers from ReCoSoc08
A neuromimetic integrated circuit for interactive real-time simulation
IWINAC'05 Proceedings of the First international work-conference on the Interplay Between Natural and Artificial Computation conference on Artificial Intelligence and Knowledge Engineering Applications: a bioinspired approach - Volume Part II
Associative Learning of Integrate-and-Fire Neurons with Memristor-Based Synapses
Neural Processing Letters
Hi-index | 0.00 |
Selective attention is a mechanism used to sequentially select and process salient subregions of the input space, while suppressing inputs arriving from nonsalient regions. By processing small amounts of sensory information in a serial fashion, rather than attempting to process all the sensory data in parallel, this mechanism overcomes the problem of flooding limited processing capacity systems with sensory inputs. It is found in many biological systems and can be a useful engineering tool for developing artificial systems that need to process in real-time sensory data. In this paper we present a neuromorphic hardware model of a selective attention mechanism implemented on a very large scale integration (VLSI) chip, using analog circuits. The chip makes use of a spike-based representation for receiving input signals, transmitting output signals and for shifting the selection of the attended input stimulus over time. It can be interfaced to neuromorphic sensors and actuators, for implementing multichip selective attention systems. We describe the characteristics of the circuits used in the architecture and present experimental data measured from the system