Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications

Authors:
Dumitru Potop-Butucaru;Benoît Caillaud
Affiliations:
INRIA Rocquencourt, Domaine de Voluceau, Rocquencourt - B.P. 105, 78153 Le Chesnay Cedex, France. E-mail: Dumitru.Potop_Butucaru@inria.fr;IRISA/INRIA Rennes, Campus universitaire de Beaulieu, 35042 Rennes Cedex, France. E-mail: Benoit.Caillaud@irisa.fr
Venue:
Fundamenta Informaticae - The Fourth Special Issue on Applications of Concurrency to System Design (ACSD05)
Year:
2007

Citing 15
Cited 0

Concurrent transition systems

Theoretical Computer Science
A proof of the Kahn principle for input/output automata

Information and Computation
Concrete domains

Theoretical Computer Science - A collection of contributions in honour of Corrado Bo¨hm on the occasion of his 70th birthday
Automatic Distribution of Reactive Systems for Asynchronous Networks of Processors

IEEE Transactions on Software Engineering
Compositionality in dataflow synchronous languages: specification and distributed code generation 1,2,3

Information and Computation
Real-Time Systems: Design Principles for Distributed Embedded Applications

Real-Time Systems: Design Principles for Distributed Embedded Applications
Synchronous Programming of Reactive Systems

Synchronous Programming of Reactive Systems
A Fundamental Tehoerem of Asynchronous Parallel Computation

Proceedings of the Sagamore Computer Conference on Parallel Processing
From Algorithm and Architecture Specifications to Automatic Generation of Distributed Real-Time Executives: a Seamless Flow of Graphs Transformations

MEMOCODE '03 Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design
Limitations to Delay-Insensitivity in Asynchronous Circuits

Limitations to Delay-Insensitivity in Asynchronous Circuits
Concurrency in Synchronous Systems

Formal Methods in System Design
Towards a Theory of Universal Speed-Independent Modules

IEEE Transactions on Computers
Automatic synthesis of extended burst-mode circuits. I. (Specification and hazard-free implementations)

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Theory of latency-insensitive design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Formal Refinement Checking in a System-level Design Methodology

Fundamenta Informaticae - Application of Concurrency to System Design (ACSD'03)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we introduce a new model for the representation of distributed asynchronous implementations of synchronous specifications. The model covers classical implementations, where a notion of global synchronization is preserved by means of signaling, and globally asynchronous, locally synchronous (GALS) implementations where the global clock is removed. The new model offers a unified framework for reasoning about two essential correctness properties of an implementation: the preservation of semantics and the absence of deadlocks. We use it to derive criteria ensuring the correct deployment of synchronous specifications over GALS architectures. As the model captures the internal concurrency of the synchronous specification, our criteria support implementations that are less constrained and more efficient than existing ones. Our work also reveals strong ties between abstract semantics-preservation properties and more operational ones like the absence of deadlocks.