Queueing delays in buffered multistage interconnection networks
SIGMETRICS '87 Proceedings of the 1987 ACM SIGMETRICS conference on Measurement and modeling of computer systems
The performance of multistage interconnection networks with finite buffers
SIGMETRICS '90 Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Queueing networks and Markov chains: modeling and performance evaluation with computer science applications
Performance Analysis of Communication Systems with Non-Markovian Stochastic Petri Nets
Performance Analysis of Communication Systems with Non-Markovian Stochastic Petri Nets
Generating systems of equations for performance evaluation of multistage interconnection networks
Journal of Parallel and Distributed Computing
Performance Analysis of Finite Buffered Multistage Interconnection Networks
IEEE Transactions on Computers
An Improved Model for the Performance Analysis of Multistage Switches
MASCOTS '95 Proceedings of the 3rd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems
A General Performance Model for Multistage Interconnection Networks
Euro-Par '97 Proceedings of the Third International Euro-Par Conference on Parallel Processing
A universal performance factor for multi-criteria evaluation of multistage interconnection networks
Future Generation Computer Systems - Systems performance analysis and evaluation
Two priority buffered multistage interconnection networks
Journal of High Speed Networks
ISCC '06 Proceedings of the 11th IEEE Symposium on Computers and Communications
Analysis and Simulation of Buffered Delta Networks
IEEE Transactions on Computers
An Analytical Performance Model for Multistage Interconnection Networks with Blocking
CNSR '08 Proceedings of the Communication Networks and Services Research Conference
A low cost and adaptable routing network for reconfigurable systems
IPDPS '09 Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing
Interconnection network simulation using traces of MPI applications
International Journal of Parallel Programming
Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network
IEEE Journal on Selected Areas in Communications
Hi-index | 0.00 |
The aim of this paper is to develop an analytical method for performance evaluation of double prioritized Multistage Interconnected Networks (MINs) with single or multilayers and backpressure operation which provide service differentiation and QoS guarantee to an end application running over next generation Internet or Grid systems. Specifically, a new architecture of switching elements is used for the construction of MINs. This switch element uses two parallel queues in order to serve dual priority traffic. Besides this, uniform traffic conditions are presupposed and the bulk of packet arrivals in each cycle to the network inputs follow a Bernoulli distribution. A new analytical model for evaluating single buffered MIN's with 2x2 special switching elements supporting internally two classes' priority traffic is presented. Equations for the steady state are derived. These equations are then used in finding the most important multistage network performance metrics, such as throughput, and packet latency. The results are also validated using simulation and compared with previous related work in marginal cases. This proposed analytical model is accurate for various network sizes and various values of offered traffic to the multistage network inputs.