Processor-memory interconnections for multiprocessors
ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
Study of multistage SIMD interconnection networks
ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
ANALYSIS OF ASYNCHRONOUS CONCURRENT SYSTEMS BY TIMED PETRI NETS
ANALYSIS OF ASYNCHRONOUS CONCURRENT SYSTEMS BY TIMED PETRI NETS
Parallel Processing with the Perfect Shuffle
IEEE Transactions on Computers
The Indirect Binary n-Cube Microprocessor Array
IEEE Transactions on Computers
Access and Alignment of Data in an Array Processor
IEEE Transactions on Computers
Performance of unbuffered shuffle-exchange networks
IEEE Transactions on Computers - The MIT Press scientific computation series
The Load-Sharing Banyan Network
IEEE Transactions on Computers
Path hierarchies in interconnection networks
IBM Journal of Research and Development
Distributing Hot-Spot Addressing in Large-Scale Multiprocessors
IEEE Transactions on Computers
Multicast Performance of Multistage Interconnection Networks with Shared Buffering
ICN '01 Proceedings of the First International Conference on Networking-Part 1
Performance Analysis of Optical Multistage Interconnection Networks with Limited Crosstalk
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 15 - Volume 16
Performance Evaluation of a Fault-Tolerant Switch for Next Generation Computer Networks
ICPADS '06 Proceedings of the 12th International Conference on Parallel and Distributed Systems - Volume 2
The NYU Ultracomputer Designing an MIMD Shared Memory Parallel Computer
IEEE Transactions on Computers
Comments on "Interference Analysis of Shuffle/Exchange Networks"
IEEE Transactions on Computers
Graph Theoretical Analysis and Design of Multistage Interconnection Networks
IEEE Transactions on Computers
Packet Switching Networks for Multiprocessors and Data Flow Computers
IEEE Transactions on Computers
Design and Performance of Generalized Interconnection Networks
IEEE Transactions on Computers
Performance and reliability analysis of new fault-tolerant advance omega network
WSEAS Transactions on Computers
Reliability and performance analysis of new fault tolerant irregular network
WSEAS Transactions on Computer Research
A new min: fault-tolerant advance omega network
ICCOMP'08 Proceedings of the 12th WSEAS international conference on Computers
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
Journal of Systems Architecture: the EUROMICRO Journal
A Comparative Study of Distributed Resource Sharing on Multiprocessors
IEEE Transactions on Computers
Review: Performance estimation of banyan semi layer networks with drop resolution mechanism
Journal of Network and Computer Applications
Research: ASET: A simulator toolkit for performance evaluation of ATM switches
Computer Communications
Research: Performance of a Delta ATM switch
Computer Communications
Performance analysis of efficient multipath crossbars
Computer Communications
An analytical model for the performance of buffered multicast banyan networks
Computer Communications
Future Generation Computer Systems
| Hi-index | 15.01 |
Delta networks are a class of multistage interconnection networks with gate complexity less than crossbar switches that are easy to control, and which include several networks that have been proposed in the literature as special cases. Buffered delta networks have queues of packets between the stages of the network. This paper presents analytic and simulation results for the performance of delta networks in a packet communication environment. The performance of buffered delta networks is compared with unbuffered delta networks and crossbar switches. It is demonstrated that buffering produces considerable improvement in the performance of these networks, making their performance comparable to that of crossbar switches.