DNA-inspired scheme for building the energy profile of HPC systems

Authors:
Ghislain Landry Tsafack Chetsa;Laurent Lefevre;Jean-Marc Pierson;Patricia Stolf;Georges Da Costa
Affiliations:
INRIA, LIP Laboratory (UMR CNRS, ENS, INRIA, UCB), Ecole Normale Superieure de Lyon, Université de Lyon, France,IRIT (UMR CNRS), University of Toulouse, Toulouse CEDEX 9, France;INRIA, LIP Laboratory (UMR CNRS, ENS, INRIA, UCB), Ecole Normale Superieure de Lyon, Université de Lyon, France;IRIT (UMR CNRS), University of Toulouse, Toulouse CEDEX 9, France;IRIT (UMR CNRS), University of Toulouse, Toulouse CEDEX 9, France;IRIT (UMR CNRS), University of Toulouse, Toulouse CEDEX 9, France
Venue:
E2DC'12 Proceedings of the First international conference on Energy Efficient Data Centers
Year:
2012

Citing 14
Cited 0

vEC: virtual energy counters

PASTE '01 Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering
Run-time power estimation in high performance microprocessors

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Managing multi-configuration hardware via dynamic working set analysis

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Process cruise control: event-driven clock scaling for dynamic power management

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Mitigating Amdahl's Law through EPI Throttling

Proceedings of the 32nd annual international symposium on Computer Architecture
Power prediction for intel XScale® processors using performance monitoring unit events

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Performance-constrained Distributed DVS Scheduling for Scientific Applications on Power-aware Clusters

SC '05 Proceedings of the 2005 ACM/IEEE conference on Supercomputing
A systematic method for functional unit power estimation in microprocessors

Proceedings of the 43rd annual Design Automation Conference
Online power-performance adaptation of multithreaded programs using hardware event-based prediction

Proceedings of the 20th annual international conference on Supercomputing
Adaptive, transparent frequency and voltage scaling of communication phases in MPI programs

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Just-in-time dynamic voltage scaling: Exploiting inter-node slack to save energy in MPI programs

Journal of Parallel and Distributed Computing
Fine-grained energy profiling for power-aware application design

ACM SIGMETRICS Performance Evaluation Review
Real time power estimation and thread scheduling via performance counters

ACM SIGARCH Computer Architecture News
Runtime Energy Adaptation with Low-Impact Instrumented Code in a Power-Scalable Cluster System

CCGRID '10 Proceedings of the 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Energy usage is becoming a challenge for the design of next generation large scale distributed systems. This paper explores an innovative approach of profiling such systems. It proposes a DNA-like solution without making any assumptions on the running applications and used hardware. This profiling based on internal counters usage and energy monitoring allows to isolate specific phases during the execution and enables some energy consumption control and energy usage prediction. First experimental validations of the system modeling are presented and analyzed.