vEC: virtual energy counters

Authors:
I. Kadayif;T. Chinoda;M. Kandemir;N. Vijaykirsnan;M. J. Irwin;A. Sivasubramaniam
Affiliations:
Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA;Microsystems Design Lab, Pennsylvania State University, University Park, PA
Venue:
PASTE '01 Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering
Year:
2001

Citing 5
Cited 14

Advanced compiler optimizations for supercomputers

Communications of the ACM - Special issue on parallelism
Influence of compiler optimizations on system power

Proceedings of the 37th Annual Design Automation Conference
The design and use of simplepower: a cycle-accurate energy estimation tool

Proceedings of the 37th Annual Design Automation Conference
Low Power Digital CMOS Design

Low Power Digital CMOS Design
Multiple Access Caches: Energy Implications

WVLSI '00 Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00)

Designing Energy-Efficient Software

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
A Programmable Hardware Path Profiler

Proceedings of the international symposium on Code generation and optimization
Power prediction for intel XScale® processors using performance monitoring unit events

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Near-memory Caching for Improved Energy Consumption

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
A run-time, feedback-based energy estimation model For embedded devices

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Near-Memory Caching for Improved Energy Consumption

IEEE Transactions on Computers
System-level power estimation using an on-chip bus performance monitoring unit

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
A comparison of high-level full-system power models

HotPower'08 Proceedings of the 2008 conference on Power aware computing and systems
Runtime energy consumption estimation for server workloads based on chaotic time-series approximation

ACM Transactions on Architecture and Code Optimization (TACO)
DNA-inspired scheme for building the energy profile of HPC systems

E2DC'12 Proceedings of the First international conference on Energy Efficient Data Centers
Profiling energy consumption of i/o functions in embedded applications

ARCS'13 Proceedings of the 26th international conference on Architecture of Computing Systems
Leakage energy estimates for HPC applications

E2SC '13 Proceedings of the 1st International Workshop on Energy Efficient Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Energy has become a critical issue in processor design, especially in embedded environments. Thus, there is a need for tools, which provide an accurate and fast estimation of energy. In this paper, we present the design and use of a tool, Virtual Energy Counters (vEC), for estimating the energy consumption of user programs. vEC is built on top of the Perfmon user library for the UltraSPARC platform, and provides a user interface, which can be used within user programs to estimate the energy consumption. The energy estimates are provided for those consumed in the data, instruction and extended caches, main memory, address bus, data bus, address pads, and data pads.