ARTSccelerated ray-tracing system
IEEE Computer Graphics and Applications
CG International '87 on Computer graphics 1987
A two-pass solution to the rendering equation: A synthesis of ray tracing and radiosity methods
SIGGRAPH '87 Proceedings of the 14th annual conference on Computer graphics and interactive techniques
A Ray tracing algorithm for progressive radiosity
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
Adaptive radiosity textures for bidirectional ray tracing
SIGGRAPH '90 Proceedings of the 17th annual conference on Computer graphics and interactive techniques
Light-water interaction using backward beam tracing
SIGGRAPH '90 Proceedings of the 17th annual conference on Computer graphics and interactive techniques
Fast image generation of construcitve solid geometry using a cellular array processor
SIGGRAPH '85 Proceedings of the 12th annual conference on Computer graphics and interactive techniques
An improved illumination model for shaded display
Communications of the ACM
A ray tracing solution for diffuse interreflection
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
Exploiting Coherence for Multiprocessor Ray Tracing
IEEE Computer Graphics and Applications
Links-1 - a parallel pipelined multimicrocomputer system for image creation
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
| Hi-index | 0.00 |
This paper describes a parallel processing scheme for bidirectional ray tracing which improves the reality of the image drastically. It is organized from two stages, i.e. light ray tracing and viewing ray tracing. In light ray tracing, pairs of a light source and an element of objects are distributed to each processor dynamically. In viewing ray tracing, we use a screen subdivision algorithm. Our system consists of 86 transputers. All of the scene data are placed on shared memories, and only the required parts of them can be transferred to the cache memory on each processor by means of DMA on-the-Hy. We also show some experimental results.