Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
Journal of the ACM (JACM)
Design issues for dynamic voltage scaling
ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Real-time dynamic voltage scaling for low-power embedded operating systems
SOSP '01 Proceedings of the eighteenth ACM symposium on Operating systems principles
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
A scheduling model for reduced CPU energy
FOCS '95 Proceedings of the 36th Annual Symposium on Foundations of Computer Science
Proceedings of the conference on Design, automation and test in Europe
A Dynamic Voltage Scaling Algorithm for Sporadic Tasks
RTSS '03 Proceedings of the 24th IEEE International Real-Time Systems Symposium
Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems
IEEE Transactions on Computers
Power-Aware Scheduling for Periodic Real-Time Tasks
IEEE Transactions on Computers
Leakage aware dynamic voltage scaling for real-time embedded systems
Proceedings of the 41st annual Design Automation Conference
Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling
RTAS '04 Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium
Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
A dynamic voltage scaling algorithm for energy reduction in hard real-time systems
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
IEEE Transactions on Computers
System-Level Energy Management for Periodic Real-Time Tasks
RTSS '06 Proceedings of the 27th IEEE International Real-Time Systems Symposium
Journal of VLSI Signal Processing Systems
IEEE Transactions on Computers
Optimal Dynamic Voltage Scaling in Energy-Limited Nonpreemptive Systems with Real-Time Constraints
IEEE Transactions on Mobile Computing
Energy-Efficient Scheduling for Real-Time Systems on Dynamic Voltage Scaling (DVS) Platforms
RTCSA '07 Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Performance Analysis of DVS Algorithms for Reducing Processor Energy Consumption
ICCIMA '07 Proceedings of the International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007) - Volume 02
Scheduling Sporadic, Hard Real-Time Tasks with Resources
ICICIC '08 Proceedings of the 2008 3rd International Conference on Innovative Computing Information and Control
Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
On-Line and Off-Line DVS for Fixed Priority with Preemption Threshold Scheduling
ICESS '09 Proceedings of the 2009 International Conference on Embedded Software and Systems
Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC
CSE '09 Proceedings of the 2009 International Conference on Computational Science and Engineering - Volume 02
Power-aware fixed priority scheduling for sporadic tasks in hard real-time systems
Journal of Systems and Software
Hi-index | 0.00 |
Dynamic Voltage Scaling (DVS) is a key technique for embedded systems to exploit multiple voltage and frequency levels to reduce energy consumption and to extend battery life. There are many DVS-based algorithms proposed for periodic and aperiodic task models. However, there are few algorithms that support the sporadic task model. Moreover, existing algorithms that support the sporadic model lack of functionalities in terms of energy-saving. In this paper, we propose a novel energy-aware scheduling algorithm named Cycle Conserve Dynamic Voltage Scaling for Sporadic Tasks (CC-DVSST) algorithm which is an improvement to DVSST [1]. There is a large amount of time slack in the DVSST scheduling due to the significant difference between the actual execution time and the worst-case scenario. Introducing DVS with EDF, CC-DVSST scales down the voltage of a processor when tasks are completed earlier than they are expected, so that the slack time can be reused for other tasks, hence saving energy. Experimental results show that CC-DVSST can reduce the total amount of energy consumption up to 46% compared to DVSST while retaining the quality of service by meeting the deadlines.