Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis

Authors:
Gerd Ascheid;Rainer Leupers;Diandian Zhang;Han Zhang;Jeronimo Castrillon;Torsten Kempf;Bart Vanthournout
Affiliations:
RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;Synopsys Inc., Belgium
Venue:
International Journal of Embedded and Real-Time Communication Systems
Year:
2011

Citing 11
Cited 0

A hierarchial CPU scheduler for multimedia operating systems

OSDI '96 Proceedings of the second USENIX symposium on Operating systems design and implementation
Networks on Chips: A New SoC Paradigm

Computer
Hardware implementation of a real-time operating system

TRON '95 Proceedings of the The 12th TRON Project International Symposium, 1995
Networks on chip

Networks on chip
Hardware support for real-time operating systems

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
ARM System Developer's Guide: Designing and Optimizing System Software

ARM System Developer's Guide: Designing and Optimizing System Software
Cache coherence tradeoffs in shared-memory MPSoCs

ACM Transactions on Embedded Computing Systems (TECS)
Customizable Embedded Processors: Design Technologies and Applications

Customizable Embedded Processors: Design Technologies and Applications
Hardware scheduling support in SMP architectures

Proceedings of the conference on Design, automation and test in Europe
Task management in MPSoCs: an ASIP approach

Proceedings of the 2009 International Conference on Computer-Aided Design
Hardware supported task scheduling on dynamically reconfigurable SoC architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Efficient runtime resource management in multi-processor systems-on-chip MPSoCs for achieving high performance and low energy consumption is one of the key challenges for system designers. OSIP, an operating system application-specific instruction-set processor, together with its well-defined programming model, provides a promising solution. It delivers high computational performance to deal with dynamic task scheduling and mapping. Being programmable, it can easily be adapted to different systems. However, the distributed computation among the different processing elements introduces complexity to the communication architecture, which tends to become the bottleneck of such systems. In this work, the authors highlight the vital importance of the communication architecture for OSIP-based systems and optimize the communication architecture. Furthermore, the effects of OSIP and the communication architecture are investigated jointly from the system point of view, based on a broad case study for a real life application H.264 and a synthetic benchmark application.