Hardware supported task scheduling on dynamically reconfigurable SoC architectures

Authors:
Zexin Pan;B. Earl Wells
Affiliations:
Adtran, Inc., Huntsville, AL;Department of Electrical and Computer Engineering, University of Alabama in Huntsville, Huntsville, AL
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2008

Citing 14
Cited 5

COSYN: hardware-software co-synthesis of embedded systems

DAC '97 Proceedings of the 34th annual Design Automation Conference
TGFF: task graphs for free

Proceedings of the 6th international workshop on Hardware/software codesign
CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs

IEEE Transactions on Computers
Power analysis of embedded operating systems

Proceedings of the 37th Annual Design Automation Conference
Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches

IEEE Transactions on Computers
The first real operating system for reconfigurable computers

ACSAC '01 Proceedings of the 6th Australasian conference on Computer systems architecture
Operating Systems: A Modern Perspective

Operating Systems: A Modern Perspective
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness
Hardware-Software Cosynthesis for Microcontrollers

IEEE Design & Test
HW/SW codesign techniques for dynamically reconfigurable architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Programming Models for Hybrid CPU/FPGA Chips

Computer
Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling

ACM Transactions on Embedded Computing Systems (TECS)

Efficient task scheduling for runtime reconfigurable systems

Journal of Systems Architecture: the EUROMICRO Journal
Static scheduling of periodic hardware tasks with precedence and deadline constraints on reconfigurable hardware devices

International Journal of Reconfigurable Computing - Special issue on selected papers from the international workshop on reconfigurable communication-centric systems on chips (ReCoSoC' 2010)
Dynamic objects: Supporting fast and easy run-time reconfiguration in FPGAs

Journal of Systems Architecture: the EUROMICRO Journal
Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis

International Journal of Embedded and Real-Time Communication Systems
An approach to manage reconfigurations and reduce area cost in hard real-time reconfigurable systems

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamically reconfigurable system-on-a-chip (RSoC) technology features embedded microprocessors that are dispersed on the same die with significant amounts of programmable logic fabric. In this paper, we present a strategy to solve the recently emerging problem of how to utilize the flexible but still limited RSoC resources in an effective manner for a multi-task application. The major contribution of this paper is the development of a dynamic task scheduling algorithm that can be implemented in fixed or reconfigurable hardware that will perform the online scheduling of task systems onto the RSoC type architecture. The results from extensive simulations demonstrate the benefits of the proposed dynamic scheduling approach as compared with that of other static scheduling techniques taken from the technical literature.