Computer architecture (2nd ed.): a quantitative approach
Computer architecture (2nd ed.): a quantitative approach
Logisim: a graphical system for logic circuit design and simulation
Journal on Educational Resources in Computing (JERIC)
Journal on Educational Resources in Computing (JERIC)
Teaching computer organization/architecture with limited resources using simulators
SIGCSE '02 Proceedings of the 33rd SIGCSE technical symposium on Computer science education
MiniMIPS: a simulation project for the computer architecture laboratory
SIGCSE '03 Proceedings of the 34th SIGCSE technical symposium on Computer science education
WinDLX and MIPSim Pipeline Simulators for Teaching Computer Architecture
ECBS '96 Proceedings of the IEEE Symposium and Workshop on Engineering of Computer Based Systems
Computer Organization and Design
Computer Organization and Design
WebMIPS: a new web-based MIPS simulation environment for computer architecture education
WCAE '04 Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture
WCAE '06 Proceedings of the 2006 workshop on Computer architecture education: held in conjunction with the 33rd International Symposium on Computer Architecture
A full system x86 simulator for teaching computer organization
Proceedings of the 42nd ACM technical symposium on Computer science education
p88110: A Graphical Simulator for Computer Architecture and Organization Courses
IEEE Transactions on Education
| Hi-index | 0.00 |
This paper describes a new GUI-based tool to teach undergraduate students to design their own CPUs. The tool was purpose-built to teach a wide range of computer organization topics, including digital logic, instruction set encoding, datapath and control units, and pipelining. A datapath builder allows microarchitecture building blocks, such as registers, ALUs, and multiplexors, to be laid out, wired together, and simulated. A control builder allows students to develop control states and microinstructions for the datapath. Both units are integrated with a full PC emulator, allowing student-designed processors to use emulated devices, such as drives, video, and I/O ports. A tutorial teaches students to use the simulator to build a pipelined RISC processor.