Delayed frontal solution for finite-element based resistance extraction

Authors:
N. P. van der Meijs;A. J. van Genderen
Affiliations:
Delft University of Technology, Department of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands;Delft University of Technology, Department of Electrical Engineering, Mekelweg 4, 2628 CD Delft, The Netherlands
Venue:
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Year:
1995

Citing 3
Cited 5

Direct methods for sparse matrices

Direct methods for sparse matrices
EXCL: A circuit extractor for IC designs

DAC '84 Proceedings of the 21st Design Automation Conference
Analysis of Power Supply Networks in VLSI Circuits

Analysis of Power Supply Networks in VLSI Circuits

Using articulation nodes to improve the efficiency of finite-element based resistance extraction

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Extracting circuit models for large RC interconnections that are accurate up to a predefined signal frequency

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Combined BEM/FEM substrate resistance modeling

Proceedings of the 39th annual Design Automation Conference
Including Higher-Order Moments of RC Interconnections in Layout-to-Circuit Extraction

EDTC '96 Proceedings of the 1996 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract