Extracting circuit models for large RC interconnections that are accurate up to a predefined signal frequency

Authors:
P. J. H. Elias;N. P. van der Meijs
Affiliations:
P.J.H. Elias and N.P. van der Meijs, Faculty of Electrical Engineering, Delft University of Technology, P.O. Box 5031, 2600 GA Delft,The Netherlands;P.J.H. Elias and N.P. van der Meijs, Faculty of Electrical Engineering, Delft University of Technology, P.O. Box 5031, 2600 GA Delft,The Netherlands
Venue:
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Year:
1996

Accurate interconnect modeling: towards multi-million transistor chips as microwave circuits

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
VeriCDF: a new verification methodology for charged device failures

Proceedings of the 39th annual Design Automation Conference
Realizable RLCK circuit crunching

Proceedings of the 40th annual Design Automation Conference
Branch Merge Reduction of RLCM Networks

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Sparse implicit projection (SIP) for reduction of general many-terminal networks

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design

Hi-index	0.00