Parallel HEVC Decoding on Multi- and Many-core Architectures

Authors:
Chi Ching Chi;Mauricio Alvarez-Mesa;Jan Lucas;Ben Juurlink;Thomas Schierl
Affiliations:
Technische Universität Berlin, Berlin, Germany 10587;Technische Universität Berlin, Berlin, Germany 10587 and Image Processing Department, Fraunhofer Heinrich Hertz Institute (HHI), Berlin, Germany 10587;Technische Universität Berlin, Berlin, Germany 10587;Technische Universität Berlin, Berlin, Germany 10587;Image Processing Department, Fraunhofer Heinrich Hertz Institute (HHI), Berlin, Germany 10587
Venue:
Journal of Signal Processing Systems
Year:
2013

Citing 8
Cited 0

A Portable Programming Interface for Performance Evaluation on Modern Processors

International Journal of High Performance Computing Applications
Evaluation of data-parallel splitting approaches for H.264 decoding

Proceedings of the 6th International Conference on Advances in Mobile Computing and Multimedia
Parallel Scalability of Video Decoders

Journal of Signal Processing Systems
RAPL: memory power estimation and capping

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
A QHD-capable parallel H.264 decoder

Proceedings of the international conference on Supercomputing
Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge

IEEE Micro
Improved Video Compression Efficiency Through Flexible Unit Representation and Corresponding Extension of Coding Tools

IEEE Transactions on Circuits and Systems for Video Technology
Scalable Parallel Programming Applied to H.264/AVC Decoding

Scalable Parallel Programming Applied to H.264/AVC Decoding

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Joint Collaborative Team on Video Decoding is developing a new standard named High Efficiency Video Coding (HEVC) that aims at reducing the bitrate of H.264/AVC by another 50 %. In order to fulfill the computational demands of the new standard, in particular for high resolutions and at low power budgets, exploiting parallelism is no longer an option but a requirement. Therefore, HEVC includes several coding tools that allows to divide each picture into several partitions that can be processed in parallel, without degrading the quality nor the bitrate. In this paper we adapt one of these approaches, the Wavefront Parallel Processing (WPP) coding, and show how it can be implemented on multi- and many-core processors. Our approach, named Overlapped Wavefront (OWF), processes several partitions as well as several pictures in parallel. This has the advantage that the amount of (thread-level) parallelism stays constant during execution. In addition, performance and power results are provided for three platforms: a server Intel CPU with 8 cores, a laptop Intel CPU with 4 cores, and a TILE-Gx36 with 36 cores from Tilera. The results show that our parallel HEVC decoder is capable of achieving an average frame rate of 116 fps for 4k resolution on a standard multicore CPU. The results also demonstrate that exploiting more parallelism by increasing the number of cores can improve the energy efficiency measured in terms of Joules per frame substantially.