Partial bitstream protection for low-cost FPGAs with physical unclonable function, obfuscation, and dynamic partial self reconfiguration

Authors:
Sezer GöRen;Ozgur Ozkurt;Abdullah Yildiz;H. Fatih Ugurdag;Rajat S. Chakraborty;Debdeep Mukhopadhyay
Affiliations:
Dept. of Computer Engineering, Yeditepe University, Istanbul, Turkey;Vestek R&D, Istanbul, Turkey;Dept. of Computer Engineering, Yeditepe University, Istanbul, Turkey;Dept. of Electrical & Electronics Engineering, Ozyegin University, Istanbul, Turkey;Dept. of Computer Science & Engineering, Indian Institute of Technology, Kharagpur, India;Dept. of Computer Science & Engineering, Indian Institute of Technology, Kharagpur, India
Venue:
Computers and Electrical Engineering
Year:
2013

Citing 14
Cited 0

Configuration compression for FPGA-based embedded systems

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
On the (Im)possibility of Obfuscating Programs

CRYPTO '01 Proceedings of the 21st Annual International Cryptology Conference on Advances in Cryptology
Configuration Compression for Virtex FPGAs

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Configuration bitstream compression for dynamically reconfigurable FPGAs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Physical unclonable functions for device authentication and secret key generation

Proceedings of the 44th annual Design Automation Conference
From the bitstream to the netlist

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Hardware Decompression Techniques for FPGA-Based Embedded Systems

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller (abstract only)

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation

VLSID '10 Proceedings of the 2010 23rd International Conference on VLSI Design
A PUF design for secure FPGA-based embedded systems

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Extracting secret keys from integrated circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs

Proceedings of the 18th ACM conference on Computer and communications security
Read-proof hardware from protective coatings

CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management

IEEE Transactions on Information Forensics and Security - Part 1

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a technique based on Physical Unclonable Functions (PUFs), obfuscation, and Dynamic Partial Self Reconfiguration (DPSR) to protect partial FPGA configuration bitstreams from cloning and reverse engineering. With the aid of this technique, we are able to do the equivalent of partial bitstream encryption on low-cost FPGAs, which is only featured on high-end FPGAs. Low-cost FPGAs do not even have built-in support for encrypted (full) bitstreams. Through DPSR, our PUF implementation does not steal real estate from the encrypted design. We also present a new DPSR flow for Xilinx FPGAs, which is difference-based but still allows modular design. It works regardless of the amount of difference between Partial Reconfiguration (PR) modules and is called DPSR-LD, where LD stands for Large-Difference. DPSR-LD is an enabler especially for Spartan-6 FPGA family, as Xilinx currently supports PR on Spartan-6 only through the difference-based flow and only for small differences. Our DPSR-LD also includes a controller that interfaces to the ICAP and can process compressed bitstreams. It is called ICAP+ and occupies only 1% of Spartan-6 slices.