Reducing writes in phase-change memory environments by using efficient cache replacement policies

Authors:
Roberto Rodríguez-Rodríguez;Fernando Castro;Daniel Chaver;Luis Pinuel;Francisco Tirado
Affiliations:
Complutense University of Madrid;Complutense University of Madrid;Complutense University of Madrid;Complutense University of Madrid;Complutense University of Madrid
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2013

Citing 15
Cited 0

LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies

IEEE Transactions on Computers
Pin: building customized program analysis tools with dynamic instrumentation

Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Adaptive insertion policies for high performance caching

Proceedings of the 34th annual international symposium on Computer architecture
A durable and energy efficient main memory using phase change memory technology

Proceedings of the 36th annual international symposium on Computer architecture
Scalable high performance main memory system using phase-change memory technology

Proceedings of the 36th annual international symposium on Computer architecture
Characterizing and mitigating the impact of process variations on phase change based memory systems

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Phase-Change Technology and the Future of Main Memory

IEEE Micro
High performance cache replacement using re-reference interval prediction (RRIP)

Proceedings of the 37th annual international symposium on Computer architecture
Morphable memory system: a robust architecture for exploiting multi-level phase change memories

Proceedings of the 37th annual international symposium on Computer architecture
Increasing PCM main memory lifetime

Proceedings of the Conference on Design, Automation and Test in Europe
Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Phase Change Memory (PCM) is currently postulated as the best alternative for replacing Dynamic Random Access Memory (DRAM) as the technology used for implementing main memories, thanks to its significant advantages such as good scalability and low leakage. However, PCM also presents some drawbacks compared to DRAM, like its lower endurance. This work presents a behavior analysis of conventional cache replacement policies in terms of the amount of writes to main memory. Besides, new last level cache (LLC) replacement algorithms are exposed, aimed at reducing the number of writes to PCM and hence increasing its lifetime, without significantly degrading system performance.