Runtime resource allocation for software pipelines

Authors:
Janmartin Jahn;Sebastian Kobbe;Santiago Pagani;Jian-Jia Chen;Jörg Henkel
Affiliations:
Karlsruhe Institute of Technology (KIT);Karlsruhe Institute of Technology (KIT);Karlsruhe Institute of Technology (KIT);Karlsruhe Institute of Technology (KIT);Karlsruhe Institute of Technology (KIT)
Venue:
Proceedings of the 16th International Workshop on Software and Compilers for Embedded Systems
Year:
2013

Citing 29
Cited 0

Pthreads programming

Pthreads programming
A new process migration algorithm

ACM SIGOPS Operating Systems Review
Symbiotic jobscheduling with priorities for a simultaneous multithreading processor

SIGMETRICS '02 Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
OpenMP: An Industry-Standard API for Shared-Memory Programming

IEEE Computational Science & Engineering
A parallel workload model and its implications for processor allocation

HPDC '97 Proceedings of the 6th IEEE International Symposium on High Performance Distributed Computing
Dynamic Load Balancing and Efficient Load Estimators for Asynchronous Iterative Algorithms

IEEE Transactions on Parallel and Distributed Systems
Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Automatic Thread Extraction with Decoupled Software Pipelining

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Reliability Concerns in Embedded System Designs

Computer
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Supporting task migration in multi-processor systems-on-chip: a feasibility study

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Thousand core chips: a technology perspective

Proceedings of the 44th annual Design Automation Conference
Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors

IEEE Micro
A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Assessing task migration impact on embedded soft real-time streaming multimedia applications

EURASIP Journal on Embedded Systems - Operating System Support for Embedded Real-Time Applications
Thread scheduling for multi-core platforms

HOTOS'07 Proceedings of the 11th USENIX workshop on Hot topics in operating systems
Efficient operating system scheduling for performance-asymmetric multi-core architectures

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
MAPS: an integrated framework for MPSoC application parallelization

Proceedings of the 45th annual Design Automation Conference
ADAM: run-time agent-based distributed application mapping for on-chip communication

Proceedings of the 45th annual Design Automation Conference
User-aware dynamic task allocation in networks-on-chip

Proceedings of the conference on Design, automation and test in Europe
Dark silicon and the end of multicore scaling

Proceedings of the 38th annual international symposium on Computer architecture
DistRM: distributed resource management for on-chip many-core systems

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Optimal task assignment in multithreaded processors: a statistical approach

ASPLOS XVII Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems
The polyhedral model is more widely applicable than you think

CC'10/ETAPS'10 Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction
Scenario-based design flow for mapping streaming applications onto on-chip many-core systems

Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems
Dynamic scheduling of stream programs on embedded multi-core processors

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Pipelets: self-organizing software pipelines for many-core architectures

Proceedings of the Conference on Design, Automation and Test in Europe
Optimizations for configuring and mapping software pipelines in many core systems

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Systems continue to comprise a rapidly growing number of cores on a single chip to gain performance benefits from parallel processing. A key challenge is how their computational resources can be used efficiently, which depends to a large degree on how their resources are allocated to the applications. In this paper, we describe our current research for addressing this challenge and highlight current and upcoming hurdles that need to be addressed.