An out-of-order superscalar processor on FPGA: the ReOrder buffer design

Authors:
Mathieu Rosière;Jean-lou Desbarbieux;Nathalie Drach;Franck Wajsbürt
Affiliations:
University of Pierre et Marie Curie, France;University of Pierre et Marie Curie, France;University of Pierre et Marie Curie, France;University of Pierre et Marie Curie, France
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 7
Cited 0

Complexity-effective superscalar processors

Proceedings of the 24th annual international symposium on Computer architecture
SPEC CPU2000: Measuring CPU Performance in the New Millennium

Computer
The Design Space of Register Renaming Techniques

IEEE Micro
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Intel® atom™ processor core made FPGA-synthesizable

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Intel nehalem processor core made FPGA synthesizable

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Efficient multi-ported memories for FPGAs

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embedded systems based on FPGA (Field-Programmable Gate Arrays) must exhibit more performance for new applications. However, no high-performance superscalar soft processor is available on the FPGA, because the superscalar architecture is not suitable for FPGAs. High-performance superscalar processors execute instructions out-of-order and it is necessary to re-order instructions after execution. This task is performed by the ROB (ReOrder Buffer) that uses usually multi-ports RAM, but only two-port buffers are available in FPGA. In this work, we propose a FPGA friendly ROB (ReOrder Buffer) architecture using only 2 ports RAM called a multi-bank ROB architecture. The ROB is the main and more complex structure in an out-of-order superscalar processor. Depending on processor architecture parameters, the FPGA implementation of our ROB compared to a classic architecture, requires 5 to 7 times less registers, 1.5 to 8.3 times less logic gates and 2.6 to 32 times less RAM blocks.