Accurate and effective algorithm for estimating the reliability of digital combinational circuits

Authors:
Walid Ibrahim
Affiliations:
UAE University
Venue:
Proceedings of the 46th Annual Simulation Symposium
Year:
2013

Citing 7
Cited 0

Bayesian networks without tears: making Bayesian networks more accessible to the probabilistically unsophisticated

AI Magazine
Bayesian Networks and Decision Graphs

Bayesian Networks and Decision Graphs
Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering

IEEE Design & Test
An Accurate Probalistic Model for Error Detection

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Faults, Error Bounds and Reliability of Nanoelectronic Circuits

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
DRAM errors in the wild: a large-scale field study

Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems
Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter

IEEE Transactions on Nanotechnology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Currently, with device geometries shrinking below 28nm, the available reliability margins of CMOS designs are drastically being reduced. This massive scaling deep into the nanometer range, will make the manufacture of future nano-circuits extremely complex and will introduce more defects, and more transient faults are expected to appear during operation. Hence, accurately calculating the reliability margins of future nano-circuits will become very critical for optimizing the trade-offs between the conflicting metrics of area-power-delay versus reliability. However, accurately calculating the reliability margins of large and highly connected circuits is a complex and very time consuming process. This paper presents an efficient and accurate solution for estimating the reliability of digital combinational circuits. The simulation results show that the solution is accurate enough and scales well with the circuit size and the length of the input vector.