Multiway netlist partitioning onto FPGA-based board architecture

Authors:
U. Ober;M. Glesner
Affiliations:
Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr. 15, 64283 Darmstadt, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Karlstr. 15, 64283 Darmstadt, Germany
Venue:
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Year:
1995

A linear-time heuristic for improving network partitions

25 years of DAC Papers on Twenty-five years of electronic design automation
Net partitions yield better module partitions

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Cost minimization of partitions into multiple devices

DAC '93 Proceedings of the 30th international Design Automation Conference
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness

Hierarchical partitioning

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Hierarchical Partitioning in a Rapid Prototyping Environment

RSP '96 Proceedings of the 7th IEEE International Workshop on Rapid System Prototyping (RSP '96)

Hi-index	0.00