A hardware/software partitioning algorithm for pipelined instruction set processor

Authors:
Binh Ngoc Nguyen;Masaharu Imai;Nobuyuki Hikichi
Affiliations:
-;-;-
Venue:
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Year:
1995

A hardware/software partitioning algorithm for designing pipelined ASIPs with least gate counts

DAC '96 Proceedings of the 33rd annual Design Automation Conference
A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Evaluating register file size in ASIP design

Proceedings of the ninth international symposium on Hardware/software codesign
Processor Description Languages

Processor Description Languages
The Instruction-Set Extension Problem: A Survey

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Hi-index	0.01