Compact and unified hardware architecture for SHA-1 and SHA-256 of trusted mobile computing

Authors:
Mooseop Kim;Deok Gyu Lee;Jaecheol Ryou
Affiliations:
Cyber Security-Convergence Research Department, ETRI, Daejeon, Republic of Korea;Cyber Security-Convergence Research Department, ETRI, Daejeon, Republic of Korea;Division of Computer Science and Engineering, Chungnam National University, Daejeon, Republic of Korea
Venue:
Personal and Ubiquitous Computing
Year:
2013

Citing 7
Cited 1

Securing wireless data: system architecture challenges

Proceedings of the 15th international symposium on System Synthesis
Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512

ISC '02 Proceedings of the 5th International Conference on Information Security
Securing Mobile Appliances: New Challenges for the System Designer

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
ASIC-Hardware-Focused Comparison for Hash Functions MD5, RIPEMD-160, and SHS

ITCC '05 Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume I - Volume 01
Optimisation of the SHA-2 Family of Hash Functions on FPGAs

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
Improving SHA-2 hardware implementations

CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
A case against currently used hash functions in RFID protocols

OTM'06 Proceedings of the 2006 international conference on On the Move to Meaningful Internet Systems: AWeSOMe, CAMS, COMINF, IS, KSinBIT, MIOS-CIAO, MONET - Volume Part I

A compact FPGA-based processor for the Secure Hash Algorithm SHA-256

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a compact and unified hardware architecture implementing SHA-1 and SHA-256 algorithms that is suitable for the mobile trusted module (MTM), which should satisfy small area and low-power condition. The built-in hardware hash engine in a MTM is one of the most important circuit blocks and dominates the performance of the whole platform because it is used as a key primitive to support most MTM commands concerning to the platform integrity and the command authentication. Unlike the general trusted platform module (TPM) for PCs, the MTM, that is to be employed in mobile devices, has very stringent limitations with respect to available power, circuit area, and so on. Therefore, MTM needs the spatially optimized architecture and design method for the construction of a compact SHA hardware. The proposed hardware for unified SHA-1 and SHA-256 component can compute a sequence of 512-bit data blocks and has been implemented into 12,400 gates of 0.25 μm CMOS process. Furthermore, in the processing speed and power consumption, it shows the better performance in comparison with commercial TPM chips and software-only implementation. The highest operation frequency and throughput of the proposed architecture are 137 MHz and 197.6 Mbps, respectively, which satisfy the processing requirement for the mobile application.