An FPGA Based SHA-256 Processor
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Implementation of the SHA-2 Hash Family Standard Using FPGAs
The Journal of Supercomputing
Multi-mode operator for SHA-2 hash functions
Journal of Systems Architecture: the EUROMICRO Journal
Managing Security in FPGA-Based Embedded Systems
IEEE Design & Test
Efficient Hardware Architecture of SHA-256 Algorithm for Trusted Mobile Computing
Information Security and Cryptology
WISA'07 Proceedings of the 8th international conference on Information security applications
Security reductions of the second round SHA-3 candidates
ISC'10 Proceedings of the 13th international conference on Information security
Design and implementation of crypto co-processor and its application to security systems
CIS'05 Proceedings of the 2005 international conference on Computational Intelligence and Security - Volume Part II
A case against currently used hash functions in RFID protocols
OTM'06 Proceedings of the 2006 international conference on On the Move to Meaningful Internet Systems: AWeSOMe, CAMS, COMINF, IS, KSinBIT, MIOS-CIAO, MONET - Volume Part I
Speeding Up SHA-1, SHA-256 and SHA-512 on the 2nd Generation Intel® CoreTM Processors
ITNG '12 Proceedings of the 2012 Ninth International Conference on Information Technology - New Generations
Compact and unified hardware architecture for SHA-1 and SHA-256 of trusted mobile computing
Personal and Ubiquitous Computing
| Hi-index | 0.00 |
This work reports an efficient and compact FPGA processor for the SHA-256 algorithm. The novel processor architecture is based on a custom datapath that exploits the reusing of modules, having as main component a 4-input Arithmetic-Logic Unit not previously reported. This ALU is designed as a result of studying the type of operations in the SHA algorithm, their execution sequence and the associated dataflow. The processor hardware architecture was modeled in VHDL and implemented in FPGAs. The results obtained from the implementation in a Virtex5 device demonstrate that the proposed design uses fewer resources achieving higher performance and efficiency, outperforming previous approaches in the literature focused on compact designs, saving around 60% FPGA slices with an increased throughput (Mbps) and efficiency (Mbps/Slice). The proposed SHA processor is well suited for applications like Wi-Fi, TMP (Trusted Mobile Platform), and MTM (Mobile Trusted Module), where the data transfer speed is around 50Mbps.