Cryptography and network security (2nd ed.): principles and practice
Cryptography and network security (2nd ed.): principles and practice
Computer arithmetic: algorithms and hardware designs
Computer arithmetic: algorithms and hardware designs
An FPGA implementation and performance evaluation of the Serpent block cipher
FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
Handbook of Applied Cryptography
Handbook of Applied Cryptography
CT-RSA 2001 Proceedings of the 2001 Conference on Topics in Cryptology: The Cryptographer's Track at RSA
The Design of a High Speed ASIC Unit for the Hash Function SHA-256 (384, 512)
Proceedings of the conference on Design, automation and test in Europe - Volume 3
An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)
Proceedings of the 14th ACM Great Lakes symposium on VLSI
High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications
The Journal of Supercomputing
Multi-mode operator for SHA-2 hash functions
Journal of Systems Architecture: the EUROMICRO Journal
ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS
Integration, the VLSI Journal - Special issue: Embedded cryptographic hardware
High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function
Journal of VLSI Signal Processing Systems
A network mitigation system against distributed denial of service: a linux-based prototype
IMSA'07 IASTED European Conference on Proceedings of the IASTED European Conference: internet and multimedia systems and applications
Server side hashing core exceeding 3 Gbps of throughput
International Journal of Security and Networks
Cost-efficient SHA hardware accelerators
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Efficient Hardware Architecture of SHA-256 Algorithm for Trusted Mobile Computing
Information Security and Cryptology
Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAs
Computers and Electrical Engineering
A network mitigation system against distributed denial of service: a Linux-based prototype
EurolMSA '07 Proceedings of the Third IASTED European Conference on Internet and Multimedia Systems and Applications
Parallelism technique for speeded-up and low-powered cryptographic primitives
MIV'05 Proceedings of the 5th WSEAS international conference on Multimedia, internet & video technologies
A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations
Journal of Electronic Testing: Theory and Applications
Improving SHA-2 hardware implementations
CHES'06 Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems
Energy comparison of AES and SHA-1 for ubiquitous computing
EUC'06 Proceedings of the 2006 international conference on Emerging Directions in Embedded and Ubiquitous Computing
Efficient remote user authentication and key establishment for multi-server environment
ICDCIT'06 Proceedings of the Third international conference on Distributed Computing and Internet Technology
Compact and unified hardware architecture for SHA-1 and SHA-256 of trusted mobile computing
Personal and Ubiquitous Computing
| Hi-index | 0.00 |
Hash functions are among the most widespread cryptographic primitives, and are currently used in multiple cryptographic schemes and security protocols such as IPSec and SSL. In this paper, we compare and contrast hardware implementations of the newly proposed draft hash standard SHA-512, and the old standard, SHA-1. In our implementation based on Xilinx Virtex FPGAs, the throughput of SHA-512 is equal to 670 Mbit/s, compared to 530 Mbit/s for SHA-1. Our analysis shows that the newly proposed hash standard is not only orders of magnitude more secure, but also significantly faster than the old standard. The basic iterative architectures of both hash functions are faster than the basic iterative architectures of symmetric-key ciphers with equivalent security.