Physical design and FinFETs

Authors:
Robert Aitken;Greg Yeric;Brian Cline;Saurabh Sinha;Lucian Shifren;Imran Iqbal;Vikas Chandra
Affiliations:
ARM Inc, San Jose, CA, USA;ARM Inc, Austin, TX, USA;ARM Inc, Austin, TX, USA;ARM Inc, Austin, TX, USA;ARM Inc, San Jose, CA, USA;ARM Inc, San Jose, CA, USA;ARM Inc., San Jose, CA, USA
Venue:
Proceedings of the 2014 on International symposium on physical design
Year:
2014

Citing 4
Cited 0

Robust Scan-Based Logic Test in VDSM Technologies

Computer
Layout decomposition for double patterning lithography

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Flexible self-aligned double patterning aware detailed routing with prescribed layout planning

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design
Exploring sub-20nm FinFET design with predictive technology models

Proceedings of the 49th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

FinFETs have recently overtaken bulk CMOS transistors as the device of choice for systems-on-chip. This paper provides some background on FinFETs together with their associated manufacturing processes and shows how they influence physical design of standard cells as well as place & route and timing closure for larger blocks.