Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology

Authors:
Farshad Moradi;Georgios Panagopoulos;Georgios Karakonstantis;Hooman Farkhani;Dag T. Wisland;Jens K. Madsen;Hamid Mahmoodi;Kaushik Roy
Affiliations:
-;-;-;-;-;-;-;-
Venue:
Microelectronics Journal
Year:
2014

Citing 8
Cited 0

Dual-VT SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 μm technology generation

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Analysis of dual-Vt SRAM cells with full-swing single-ended bit line sensing for on-chip cache

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Itanium 2 Processor Microarchitecture

IEEE Micro
Analytical modeling of SRAM dynamic stability

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
SRAM write-ability improvement with transient negative bit-line voltage

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Accurate estimation of SRAM dynamic stability

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a multi-level wordline driver scheme is presented to improve 6T-SRAM read and write stability. The proposed wordline driver generates a shaped pulse during the read mode and a boosted wordline during the write mode. During read, the shaped pulse is tuned at nominal voltage for a short period of time, whereas for the remaining access time, the wordline voltage is reduced to save the power consumption of the cell. This shaped wordline pulse results in improved read noise margin without any degradation in access time for small wordline load. The improvement is explained by examining the dynamic and nonlinear behavior of the SRAM cell. Furthermore, during the hold mode, for a short time (depending on the size of boosting capacitance), wordline voltage becomes negative and charges up to zero after a specific time that results in a lower leakage current compared to conventional SRAM. The proposed technique results in at least 2x improvement in read noise margin while it improves write margin by 3x for lower supply voltages than 0.7V. The leakage power for the proposed SRAM is reduced by 2% while the total power is improved by 3% in the worst case scenario for an SRAM array. The main advantage of the proposed wordline driver is the improvement of dynamic noise margin with less than 2.5% penalty in area. TSMC 65nm technology models are used for simulations.