Clocked and asynchronous instruction pipelines

Authors:
Mark A. Franklin;Tienyo Pan
Affiliations:
Computer and Communication Research Center, Washington University, St. Louis, MO;Computer and Communication Research Center, Washington University, St. Louis, MO
Venue:
MICRO 26 Proceedings of the 26th annual international symposium on Microarchitecture
Year:
1993

Optimal pipelining in supercomputers

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Micropipelines

Communications of the ACM
The first asynchronous microprocessor: the test results

ACM SIGARCH Computer Architecture News
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Optimal pipelining

Journal of Parallel and Distributed Computing
On the potential of asynchronous pipelined processors

ACM SIGARCH Computer Architecture News
Introduction to VLSI Systems

Introduction to VLSI Systems
A CMOS VLSI Implementation of an Asynchronous ALU

Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies

ARAS: asynchronous RISC architecture simulator

ASYNC '95 Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies
Performance evaluation of asynchronous logic pipelines with data dependent processing delays

ASYNC '95 Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies

Hi-index	0.00