Performance evaluation of asynchronous logic pipelines with data dependent processing delays

Authors:
D. Kearney;N. W. Bergmann
Affiliations:
-;-
Venue:
ASYNC '95 Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies
Year:
1995

Citing 3
Cited 4

Clocked and asynchronous instruction pipelines

MICRO 26 Proceedings of the 26th annual international symposium on Microarchitecture
A CMOS VLSI Implementation of an Asynchronous ALU

Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies
ANALYSIS OF ASYNCHRONOUS CONCURRENT SYSTEMS BY TIMED PETRI NETS

ANALYSIS OF ASYNCHRONOUS CONCURRENT SYSTEMS BY TIMED PETRI NETS

Optimization of asynchronous delay-insensitive pipeline latency using stage reorganization and optimal stage parameter estimation

Fundamenta Informaticae - Application of concurrency to system design
Theoretical Limits on the Data Dependent Performance of Asynchronous Circuits

ASYNC '99 Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems
Two-Phase Asynchronous Wave-Pipelines and Their Application to a 2D-DCT

ASYNC '99 Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems
Optimization of Asynchronous Delay-Insensitive Pipeline Latency Using Stage Reorganization and Optimal Stage Parameter Estimation

Fundamenta Informaticae - Application of Concurrency to System Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Among the claims made concerning the advantages of asynchronous logic are that circuits can take advantage of average case (data dependent) speed rather than worst case speed. Whilst this argument can easily be sustained for a single logic stage its extension to systems consisting of many logic stages has not been widely investigated. This paper reports on investigations into the throughput of asynchronous and synchronous pipelines consisting of alternate latches and logic stages where the data dependent delay is a two valued random variable. The extent to which an average case speed of a single stage which is lower than worst case can be translated into higher throughput in an asynchronous pipeline as compared to a synchronous pipeline is found to be restricted by the coefficient of variation of the distribution of data dependent delay, the length of the pipeline, the number of latches used between each logic stage and the number data items in a loop.